


**TITLE: TECHNIQUE TO SIMULTANEOUSLY DISTRIBUTE
CLOCK SIGNALS AND DATA ON INTEGRATED CIRCUITS,
INTERPOSERS, AND CIRCUIT BOARDS**


**Inventor: Leonard Forbes
Docket No.: 4720US**

1/6




"H" - TREE

**Fig. 1A
(PRIOR ART)**




GRID

**Fig. 1B
(PRIOR ART)**



BALANCED TREE

**Fig. 1C
(PRIOR ART)**



BALANCED TREE WITH BUFFERS


**Fig. 1D
(PRIOR ART)**

**TITLE: TECHNIQUE TO SIMULTANEOUSLY DISTRIBUTE
CLOCK SIGNALS AND DATA ON INTEGRATED CIRCUITS,
INTERPOSERS, AND CIRCUIT BOARDS**

Inventor: Leonard Forbes

Docket No.: 4720US

2/6



**Fig. 2
(PRIOR ART)**

**TITLE: TECHNIQUE TO SIMULTANEOUSLY DISTRIBUTE
CLOCK SIGNALS AND DATA ON INTEGRATED CIRCUITS,
INTERPOSERS, AND CIRCUIT BOARDS**

Inventor: Leonard Forbes

Docket No.: 4720US

3/6




Fig. 3

**TITLE: TECHNIQUE TO SIMULTANEOUSLY DISTRIBUTE
CLOCK SIGNALS AND DATA ON INTEGRATED CIRCUITS,
INTERPOSERS, AND CIRCUIT BOARDS**

Inventor: Leonard Forbes

Docket No.: 4720US

4/6




Fig. 4




Fig. 5




Fig. 6

TITLE: TECHNIQUE TO SIMULTANEOUSLY DISTRIBUTE
CLOCK SIGNALS AND DATA ON INTEGRATED CIRCUITS,
INTERPOSERS, AND CIRCUIT BOARDS

Inventor: Leonard Forbes

Docket No.: 4720US

5/6




Fig. 7A




Fig. 7B




Fig. 8

Inventor: Leonard Forbes
Docket No.: 4720US

6/6




Fig. 9